Digital implementation of a mismatch-shaping successive-approximation ADC by Moon, Un-Ku
AN ABSTRACT OF THE THESIS OF
Matthew T. Coe for the degree of Master of Science in
Electrical & Computer Engineering presented on October 15, 2001.
Title:
Digital Implementation of a Mismatch-Shaping Successive-Approximation ADC.
Abstract approved:
Un-Ku Moon
Utilizing a two-capacitor topology, the digital implementation of an audio-
band successive-approximation analog-to-digital converter (ADC) is explored in the
context of mismatch-shaping where the mismatch estimates are accurate to the first
order. A second-orderLJloop was found to be effective in system simulations
given a 0.1% capacitor mismatch. Spectral analysis of the ADC shows dramatic
improvements in total harmonic distortion as well as 87 dB SNDR (signal to noise
and distortion ratio) for an oversampling ratio of 10.
Redacted for Privacy©Copyright by Matthew T. Coe
October 15, 2001






in partial fulfillment of
the requirements for the
degree of
Master of Science
Presented October 15, 2001
Commencement June 2002Master of Science thesis of Matthew T. Coe presented on October 15, 2001
APPROVED:
Major Professor, representing E1e'
Chair of the Department of Electrical & C
Dean of the Graduate School
Computer Engineering
puter Engineering
I understand that my thesis will become part of the permanent collection of Oregon
State University libraries. My signature below authorizes release of my thesis to










Mr.Roger TraylorTABLE OF CONTENTS
Page
1. INTRODUCTION 1
1.1Problem Definition ............................................... 1
1.2Statement of Purpose ............................................ 2
2. REVIEW OF RELATED LITERATURE ..............................3
2.1Dynamic Element Matching ......................................3
2.2Compensative Switching ..........................................4
2.3Ratio-Independent Methods ......................................4
3. MISMATCH-SHAPING SUCCESSIVE-APPROXIMATION ADC ......5
3.1Introduction .....................................................5
3.2Successive-Approximation ADC Basics ............................5
3.3Mismatch Shaping ................................................12
3.4Digital Implementation ...........................................15
3.5Digital Design Flow ..............................................21
3.6Analog Requirements ............................................. 24
4. EXPERIMENTAL RESULTS .........................................26
4.1Behavioral Simulation Results ....................................26
4.2Gate Level Simulation Results ....................................27
4.3Transistor Level Simulation Results ...............................29





3.1Basic successive-approximation ADC ..............................7
3.2Flow graph for an N-bit charge-redistribution successive-approximation
ADC .............................................................8
3.3Basic two-capacitor charge-redistribution DAC topology ............9
3.4MSB-flrst DAC (DAC-1) ..........................................10
3.5MSB-flrst DAC (DAC-2) ..........................................11
3.6Conceptual implementation of DAC-2 withC1orC2and add-or-
subtract operations ...............................................12
3.7Error map resulting from DAC-2 architecture ......................13
3.8Differential implementation of mismatch-shaping ADC .............14
3.9Block diagram of mismatch-shaping system ........................15
3.10Block diagram of the error estimator block .........................17
3.11Sampled-data equivalent model of2nd order LI modulator.........18
3.12Sequence selector block diagram ...................................19
3.13State diagram for finite state machine with state encodings .........20
3.14Digital portion layout (TSMC 0.35im process) ....................21
3.15Design flow diagram ...............................................22
4.1Output spectrum of uncompensated converter (MATLAB) .........26
4.2Output spectrum of mismatch-shaped converter (MATLAB) .......27
4.3Output spectrum of mismatch-shaped converter (Verilog) ..........28
4.4Switch control outputs from transistor level simulation .............29In loving memory of my Grandmother, Maxine GainesDIGITAL IMPLEMENTATION OF A MISMATCH-SHAPING
SUCCESSIVE-APPROXIMATION ADC
1.INTRODUCTION
The performance of analog integrated circuits is generally limited to the match-
ing accuracy of their components. Component matching accuracy can be improved
by several methods including careful layout practices using unit-sized elements and
common centroid layout, using ratio-independent circuits, laser trimming of compo-
nents, and various calibration schemes. A recent approach to systematically solving
this problem is to use digital logic to perform a shuffling of nominally matched com-
ponents so that the noise introduced by component mismatch can be controlled. The
mismatch noise is filtered to reduce noise energy within the signal band and move
it to higher frequencies where it can be removed. This mismatch-shaping approach
has been used successfully for the internal digital-to-analog converters (DAC) of
delta-sigma analog-to-digital converters (ADC) and DACs, as well as for pipelined
and cyclic ADCs. In this thesis we will extend the mismatch-shaping technique to
a simple successive-approximation ADC.
1.1Problem Definition
The performance of data converters is often limited to the matching accuracy
of their components. Improving the matching accuracy, while possible, is expensive
or requires extra chip area. We would like a circuit that is less sensitive to component
matching accuracy.2
1.2Statement of Purpose
The purpose of this research is to improve the performance of a simple data
converter by applying mismatch-shaping techniques. A design for a simple mismatch-
shaped successive-approximation ADC for audio applications will be presented.3
2.REVIEW OF RELATED LITERATURE
This chapter will present some of the previously published solutions that deal
with component mismatch in data converters. The ideas put forth in these papers
mostly deal with improving linearity in DACs, but these DACs are used internally
in many different data converter designs.
2.1Dynamic Element Matching
A recent approach to improving data converter performance is to perform a
digitally controlled shuffling of nominally matched components. The goal of this
operation is to filter the noise introduced at the output in such a way that the
energy in the signal band is reduced. These designs make useof oversampling to
move mismatch noise out of the signal band so that it can beremoved by filtering.
The drawback of many of these solutions is that they require a large number of unit
elements to be used in the shuffling process. This results in increased chip areas and
hence fabrication costs. Some of the dynamic element matching schemes include
data weighted averaging [1], individual level averaging [2], data-directed scrambling
[3], segmented data-directed scrambling [4], vector selection [5], mismatch shaping
pipeline elements [6], and mismatch shaping switching [7][8].
A similar approach is used in [9].It this case, a string of current-steering
devices is cascaded to construct a binary weighted array.The outputs of each
current-steering device can be swapped to implement noise shaping.2.2Compensative Switching
The goal of compensative switching as proposed in [1O],[11], is to perform
a digitally controlled shuffling of two nominally matchedcapacitors such that the
mismatch error is minimized or cancelled. These methods require complex logic as
well as an accurate analog addition, which is extremely difficult to implement.
2.3Ratio-Independent Methods
A technique for analog to digital conversion that does not rely on component
matching is presented in [12]. A ratio-independent multiplication scheme is pre-
sented that should allow algorithmic A/D operation that is not effected by element
mismatch. This solution requires many clock cycles to perform each multiplication
and suffers in the presence of capacitor non-linearity.5
3.MISMATCH-SHAPING SUCCESSIVE-APPROXIMATION ADC
3.1Introduction
The concept of compensative switching to perform mismatch shaping has been
successfully applied to a variety of DACs, including those internal to delta-sigma
ADCs, as well as to pipeline ADCs. By reversing the switching sequence selection
algorithm, this concept may be applied to successive-approximation ADCs. The op-
eration of a successive-approximation ADC requires that the MSB (most significant
bit) be determined first and the LSB (least significant bit) last. Since the following
bits are undetermined during each switching decision, the resulting error cannot be
well controlled. This is an inherent disadvantage for ADCs when compared to any
DAC which has the entire data word at hand for each conversion period. In the
case of successive-approximation ADCs, the total error made isbound to be more
irregular (resulting in nonlinear quantization) and larger (resulting in a higher rms
noise).
3.2Successive-Approximation ADC Basics
An ADC allows us to represent an analog input signal (typically voltage or
current) as a digital word. This provides a means for digital logic to be used to
process observed analog phenomena. One particular area of interest isthe digital
encoding of audio signals. With the wide spread use of consumer digital audio
products comes a need for high-quality yet inexpensive data converters. A wide
variety of ADC architectures are regularly employed in various applications.Four of the many figures of merit used to evaluate ADC implementations are
resolution, linearity, bandwidth, and conversion time. Resolution refers to the total
number of distinct states that a converter can represent. This metric is expressed in
bits. An N-bit ADC output word corresponds to2N digital levels. Inconsumer audio
applications, resolutions of 16 to 24 bits are common. Linearity is the measure of
how accurately the actual output of a data converter matches the theoretical output.
Linearity is usually specified as an effective number of bits (ENOB), percentage of
full-scale value, or some fraction of a least significant bit [13].Bandwidth and
conversion time, in reference to data converters, refers to how quickly a given design
can carry out a conversion. Faster conversions mean wider bandwidth signals can
be converted. The relationship between conversion time and bandwidth is given by
the Nyquist criterion, which states that a band-limited signal must be sampled more
than twice per period to avoid distortion due to aliasing. Therefore, for a Nyquist
rate converter, the bandwidth is half of the sample rate. To be useful for consumer
digital audio applications, a data converter must be able to represent signals ranging
from 0 to 20 kHz. The table below groups some common ADC architectures into
groups based on typical operating bandwidths. Audio signals fall into the medium
bandwidth category.






Bandwidth Comparison of Several ADC Architectures7
A signal is said to be oversampled if a band-limited signal is converted using a
sample rate higher than the Nyquist rate. Oversampling ratio (OSR) is defined as
OSR=fr (3.1)
wherefois the band limit of the signal of interest and f8 is the sampling frequency.
The advantage of oversampling is that quantization and mismatch noise are dis-
tributed through a wider frequency range than they would be in a Nyquist rate
converter. After conversion, the extra bandwidth can be removed by filtering and
decimation which eliminates the quantization and mismatch noise which is above
fo.Oversampling allows us to take advantage of mismatch-shaping. Oversampling
also saves die area by reducing kT/C noise on sampling and integrating capacitors,




FIGURE 3.1: Basic successive-approximation ADC.
Successive-approximation ADCs employ the binary search algorithm in order
to find the digital code that most closely matches the analog input voltage. To obtain
an N bit digital word, the binary search algorithm must be carried out N times,
requiring N clock cycles. Notice that the input must also be sampled and held, so acomplete conversion will require N+1 clock cycles. Successive-approximation data
converters are attractive because they provide medium speed and accuracy without
complex circuitry. A block diagram of a DAC-based successive-approximation ADC
is shown in Figure 3.1.The successive-approximation register (SAR) holds the
results of the N comparisons. The DAC provides an analog estimation of the value
stored in the SAR to be used by the comparator in the next clock cycle.The




The particular type of successive-approximation converter of most interest
here is a charge-redistribution ADC. Instead of comparing the input voltage to a
reference voltage, this architecture operates by comparing the difference of the input
value and the DAC output value to ground. Figure 3.2 shows a flow chart describing
the conversion algorithm as it would be performed by single-ended circuitry.
In order to build a highly accurate successive-approximation ADC, we require
an equally accurate DAC. Ideally, we would also like this DAC to occupy a minimal
chip area and consume little power. The simple, pseudo-passive DAC shown in
Figure 3.3 was described by Suarez et al.in [14]. The DAC is composed of only
two capacitors, a voltage reference, and a few switches. This DAC functions by
chargingC1to Vre1 or 0 depending on the incoming bitsx(n,k) and sharing the
charge betweenC1and C2. N clock cycles are required to convert an N-bit word
x(n)into an analog voltagey(n).The linearity of this circuit is primarily limited
by the matching accuracy of the capacitors. Methods for reducing or eliminating
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FIGURE 3.3: Basic two-capacitor charge-redistribution DAC topology.
Unfortunately, this pseudo-passive DAC determines the LSB first and the MSB
last. We will use a similar topology that is somewhat less efficient in terms of area
and power dissipation.10
In both of the following examples the circuits shown are simplified by omitting
the necessary opamp offset and gain compensation circuits.
The first example of an MSB-first DAC, which we will refer to as DAC-1,
is shown in Figure 3.4. DAC-1 operates by initially prechargingC1to Vre1, and




FIGURE 3.4: MSB-first DAC (DAC-1).
phase (I) of the first clock cycle, capacitorsC1andC2share the charge that was
stored onC1during the precharge cycle. At the same time (Ii), a charge equal and
opposite to that onC2is dumped either onto the integrating capacitor, Cj,, or to
ground, depending on the incoming data. When the data bit is a 1, 'Iis closed
and the charge is dumped to the integrator. When the data bit is a 0, 'Jis closed
and the charge is dumped to ground. During the second phase,(2),capacitorC2
is discharged, while the charge on capacitor C1, which is now half of what it had
been previously, is preserved. For an N-bit converter, the same set of operations is11
carried out N times requiring N clock cycles (2N phases). For this specific example,
the output range is 0 to Vref.
The second example of an MSB-first DAC, which will be referred to as DAC-2,
is shown in Figure 3.5.
Vref
o.
FIGURE 3.5: MSB-first DAC (DAC-2).
The precharge cycle (1o) is identical to that in DAC-1. In the first phase (Ii) of
the first clock cycle, capacitorsC1andC2share the charge that was stored on Ci
during the precharge cycle. During the second phase(12)of the first clock cycle,
the charge onC2is dumped either onto the integrating capacitor, or to ground,
depending on the incoming data. When the data bit is a 1, the charge is dumped to
the integrator. When the data bit is a 0, the charge is dumped to ground. During
the second phase,(12),capacitorC2is discharged, while the charge on capacitor
C1, which is now half of what it had been previously, is preserved. Again, an N-bit
conversion requires N clock cycles (2N phases). For this example, the output range
is 0 to+Vrei.12
3.3Mismatch Shaping
In order to shape (i.e. high-pass filter) the error resulting from the capacitor
mismatch in the context of a successive-approximation ADC, we need to be able to
add or extract error charge from the integration capacitor. Either of the two MSB-
first DAC elements described in the preceding section can be adapted to this purpose
by adding a few switches. The conceptual schematic of an ADC based on the DAC-2
architecture which allows compensative switching is shown in Figure 3.6. After the
first clock cycle, the negative terminal of the comparator will be at the potential
Vref/2, and depending on the sampled input voltage, the comparator decision will
control whether to add or subtract charge from the integrating capacitor in the next
clock cycle. This process is repeated for the N cycles during each conversion period.
The capacitor mismatch error, which directly results in the inaccurate amount of
charge that is either added or subtracted, is controlled by the digital logic block
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FIGURE 3.6: Conceptual implementation of DAC-2 withC1orC2and add-or-
subtract operations.13
We must be able to describe the capacitor mismatch error to successfully con-
trol it. Assuming thatC1is slightly larger thanC2we can normalize the capacitance
values to 1 + a and 1a, respectively. We can now determine the amountof error
charge that is injected into the integrating capacitor in terms of a. The error map
shown in Figure 3.7 describes the mismatch errors resulting in each clock cycle in





Q3,c2 = (Qo/8)(1 - 3a)
Q3,cl = (Qo/8)(1 + a)
QC2(Qo/4)(1 - 2a) SSS
Q3,c2 = (Qo/8)(1 - a)
QoC1V1
Q3,cl = (Qo/8)(1 + a)
Q2,c1(Qo/4)(1 + 2a)
Q3,c2 = (Qo/8)(1 - a)
Q1c2 = (Qo/2)(1a)
Q3,cl = (Qo!8)(1 + 3a)
Q2,c2(Qo/4)
Q3,c2 = (Qo/8)(1 + a)
Cycle 1 Cycle 2 Cycle 3
FIGURE 3.7: Error map resulting from DAC-2 architecture.
The example path denoted by the dotted arrow represents the switching Se-
quence in the first two clock cycles. In this caseC1was used to dump charge to the
integrating capacitor in the first cycle andC2in the second. Note that the error
charge accumulated so far in the example is (Qoa)/2 + (Q02a)/4 = 0. The error14
charge on the integration capacitor up to this point has been canceled to a first
order approximation. The error accumulation is dependent upon the digital bits
that are fed back by the comparator and upon the choice of eitherC1orC2used
to transfer charge to the integration capacitor. For each data conversion, it can be
shown that the net error accumulated up to any location in the error map is fully
described (to a first-order approximation) by the equation
Error p(k)2[t(k) t(j)] (3.2)
wheret(k) = ±1denotes the choice ofC1orC2,andp(k) = +1represents the









FIGURE3.8:Differential implementation of mismatch-shaping ADC.15
A differential circuit representation for the conceptual ADC of Figure 3.6 is
shown in Figure 3.8. Each box controlled by the sequence selector contains a set
of switches that can either add or subtract charge from the integrating capacitors.
The smart logic keeps track of the accumulated error over all previous conversion


























FIGURE 3.9: Block diagram of mismatch-shaping system.16
The block diagram of the mismatch-shaping ADC, including some details of
the smart logic and sequence selector, is shown in Figure 3.9. Two's complement
number representation is preferred and used whenever possible since it facilitates
fast arithmetic for signed numbers.
The Error Estimator block implements Equation 3.2. Notice that the magni-
tude of the incremental error in each bit-cycle is monotonically decreasing, so the
polarity of error made during the first bit-cycle will be the same as the polarity of
the accumulated error at the end of the conversion cycle. During each bit-cycle of
a conversion period, the Error Estimator keeps track of the accumulated error. At
the end of each conversion period the final accumulated error value is passed to the
delta-sigma modulator. The Error Estimator circuitry is divided into three stages
as shown in Figure 3.10.In the first stage, the past values oft(k)are accumu-
lated and the difference of the current value oft(k)and the sum of the past values
is computed. All values in this stage are represented as 5-bit two's complement
numbers. The second stage realizes the operation as well as the possible sign
change from the multiplication withp(k).At this point the 5-bit two's complement
number from the first stage is converted into a sign-magnitude format and padded
to 16-bits. This format conversion is made to facilitate the change in representation
from a 16-bit number with a value greater than one to a 16-bit value that is a frac-
tion of one. The multiplication by 2c is realized by a programmable shifter which
is controlled by the finite state machine. At this point the sign bit can simply be
inverted, if required, due to the multiplication withp(k)(recall thatp(k)only takes
on the values of ±1). The recombination of the 15-bit unsigned magnitude with the
computed sign bit yielding a 16-bit two's complement value completes this stage.
This number represents a signed value with a magnitude less than one. The final
stage accumulates the incremental error values to produce an accumulated error for
the conversion cycle.First Stage
+1
11 .(':i: 5 Bit Register












FIGURE 3.10: Block diagram of the error estimator block.
The Delta Sigma Modulator (DSM) block is an all digital second-order delta-
sigma modulator. A second order design was chosen since analytical methods exist
to ensure stability of this architecture [15]. Better performance could be achieved by
using a higher order modulator with a more aggressive loop-filter transfer function.
The DSM attempts to keep the average value of the estimated error ê equal to aQ(z)
E(z) Ed(z) I I (j:)
I I _ i=r I Iir
I I
FIGURE 3.11: Sampled-data equivalent model of2ndorder LI modulator.
desired valueed,which is zero in this case. The sampled-data equivalent model of
a2ndorder delta-sigma modulator is shown in Figure 3.11. The mismatch noise is
high-pass filtered by the DSM which results in decreased energy at low frequencies.
Mismatch noise can be greatly suppressed by using a high order and a high gain
loop filter.The input to the DSM from the Error Estimator is zero padded to
20 bits to avoid round-off errors.All arithmetic in the DSM is conducted with
20-bit two's complement numbers. The DSM block has the most stringent speed
requirements for arithmetic. In order for the DSM output data to be valid for use
in the beginning of one conversion cycle, three 20-bit addition operations and one
20-bit division operation must be performed in one bit-cycle. The 20-bit adders in
this block are realized as group ripple adders. The group ripple adders are a cascade
of four 5-bit carry look-ahead adders [16J. The divisor was selected to be a power
of two so that an arithmetic shifter could be used to perform the division (shown in
Figure 3.11 as a gain element of value K).
The Sequence Selector contains the two-phase non-overlapping clock gener-
ation circuitry and decoding logic that routes the clock signals to the correct set
of switches in each cycle. The sequence selector uses signals from the finite state








FIGURE 3.12: Sequence selector block diagram.
19
output to select the correct switches. The block diagram of the Sequence Selector
is shown in Figure 3.12.
The Finite State Machine is realized as a 5 state "almost" one-hot controller.
The initial state is no-hot which allows the 5 states to be realized with only 4
state variables. Having the initial state coded as '0000' also simplifies reset and
next-state logic. The state diagram, which shows the state encoding, is shown in
Figure 3.13. In the Sample state, the input voltage is sampled and held, the Error
Estimator is reset, and the DSM is updated. Also recall from the description of the
mismatch-shaping DAC, that the reference voltage is sampled by C1. No charge
sharing occurs in this state.Charge sharing occurs in all states except Sample.
















FIGURE 3.13: State diagram for finite state machine with state encodings.
Remember that the polarity of the final error in a conversion cycle will be dictated
by this first capacitor choice. States Canceli and Cancel_2 always occur as a pair.
When two consecutive bits are equal, by using opposite capacitors in consecutive
bit-cycles, the mismatch error is cancelled to a first-order approximation (refer to
the error map in Figure 3.7). When possible, errors are cancelled.If the data
bits obtained during states Cancel_i and Cancel_2 are not equal, state Minimize is
entered. While in the Minimize state, feedback from the Error Estimator is used
to ensure that the smallest possible magnitude of error is made during a conversion
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FIGURE 3.15: Design flow diagram.23
tions is that it is difficult to simulate some important characteristics (finite precision
calculations, some analog circuit non-idealities) without over-complicating the sim-
ulation. The goal is not to write a custom circuit simulation environment. These
simulations verify the viability of the approach as well as allow experimentation
with several system parameters.
The information and insight gained from the initial system level simulations
was used to make better decisions regarding the organization andselection of the
hardware structures. Writing a system description in behavioral Verilog requires
that you already have a good idea of how each functional block of your system
will be implemented in hardware. Behavioral Verilog descriptions are not always
synthesizable into physical components. The advantage of using the behavioral
features of Verilog is that you can start with a system description very similar to
the MATLAB simulation, but you can begin to integrate some more realistic non-
idealities such as signal assignment delays and finite precision calculations.
Functionally verified behavioral Verilog descriptions must be further refined
to reflect the actual physical structure that the design will take. As this circuit is
not very complex, most of the circuit synthesis was conducted in an ad-hoc fashion.
Some components, namely the finite state machine and the programmable shifter,
were synthesized with the help of Leonardo/Spectrum from MentorGraphics [18].
For most of the design, structural Verilog descriptions were written manually at
the gate level. The simulations at this level are fairly accurate. While wire delays
are still provided by statistical models (wire load tables), the intrinsic delaysand
capacitances are well defined.At this point, most of the circuit parameters are
known and can easily be incorporated into simulations. Fortunately, the level of
abstraction does not yet include transistor models, so simulations execute in very
little time. The Cadence [19] design entry (Virtuoso) and digital simulation (Verilog
XL) tools provide a very powerful and easy to use environment for design verification24
at this level. Text descriptions of system blocks (Verilog, VHDL) can be combined
with digital and analog schematics (Virtuoso, AHDL) to perform fast and accurate
mixed-signal simulations. Most of the timing issues are addressed at this stage.
When mixed-signal simulations indicate that the digital and analog parts of
the design are correctly interfaced, we must progress to the physical description of
the circuit.For the digital blocks, automatic place and route can be performed
using Virtuoso XL and IC Craftsman from Cadence. The Virtuoso XL program
creates a floor plan of the chip and places gates in a logical order from a routing
and delay standpoint. After the gates are arranged inside the chip, the routing lines
may be added. This process can also be automated (ICCraftsman). The finished
product is a physical layout using the appropriate layers for the targeted process.
As a final simulation check before fabrication, a netlist based on extracted values
from the physical layout should be generated. Unfortunately, simulations at this
level take an extremely long time to complete. As a reference point, a simulation
of the system at the structural Verilog level takes less than a second to complete
while the same simulation at the transistor level takes over 28 hours to complete.
For fast or complex designs a large percentage of signal delays occur in the routing
networks, so these simulations should not be skipped.
3.6Analog Requirements
While the implementation of the analog portion of the circuit was not included
in this project, it was necessary to model the analog portion for testing purposes.
The following is a brief description of the models used. Capacitor sizes were selected
first.Capacitors are noiseless elements, but they do accumulate noise from other
sources.In our case, the resistive channel of the MOSFET switches causes the25
capacitors to accumulate an rms noise voltage of [13].
Vrms (3.3)
To ensure that this noise does not degrade the performance of the system, the
rms noise voltage should be less than one bit level. For a 15-bit converter,the noise
voltage should be less than (2151)*Vrei30.5iV. This indicates that the minimum
allowable capacitor size is 5 pF. Since we also have an OSR of 10, the minimum
allowable capacitor size becomes C/OSR = 0.5 pF. We will allow 12 time constants
for the RC network to charge the capacitor to the desired settling accuracy. This
makes the RC time constant of the sampling switch and the capacitor 6.6 nsec. We
solve for a maximum switch on-resistance of 13 kft
The opamp model used for simulations had a gain of 120 dB and a unity-gain
bandwidth of 32 MHz. The opamp and comparator models had no input offset.
Response times of integrated comparators of the positive feedback variety are fast
enough that it is unimportant to model it in this design.26
4.EXPERIMENTAL RESULTS
In all of the following simulations the capacitor mismatch was 0.1% (c = .001),
and the input was a 0.707Vre1 peak-to-peak sine wave with a frequency 32 times
lower than the Nyquist rate.
4.1Behavioral Simulation Results
As a point of reference, the simulation output from an uncompensated 15-bit
successive-approximation ADC is shown in Figure 4.1. The simulated SNDR (signal
to noise and distortion ratio) for this circuit is 63 dB. Also notice that the response
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FIGURE 4.1: Output spectrum of uncompensated converter (MATLAB).27
Compared to this response, the simulation output from the compensated15-bit








io io io 100
Frequency Normalized to 2f / f
FIGURE 4.2: Output spectrum of mismatch-shaped converter(MATLAB).
The SNDR for this circuit was simulated at 87 dB for an OSR of 10.The response
shows no observable harmonic spurs and some noise-shaping is evident.As expected,
the noise-shaping is not as well behaved as for similarly compensatedDACs but
clearly shows a significant improvement.
4.2Gate Level Simulation Results
A simulation of the gate level abstraction yielded resultsidentical to those
of the MATLAB simulation for the digital portion of the circuit.The simulation
was conducted with gate level Verilogmodels which include intrinsic and extrinsicI.I
delay estimates for each gate as well as statistical estimatesof routing delays. All
degradation of the circuit performance at this level is attributed tothe non-idealities
of the analog circuit, which are not modeled in the MATLABsimulations. The
mixed-mode simulation was found to be flawed. Using ideal componentsand input
waveforms identical to those used in the MATLAB simulations, thethe mixed-mode
simulation produces very poor results. Since the digital circuit hasbeen verified in
separate simulation, and the analog circuit wasmodeled using ideal components,
there is obviously a problem with the mixed-mode simulation orsimulator. The
output spectrum resulting from this simulation isshown in Figure 4.3. The response
shows tones that are likely numerical artifacts produced by thesimulator. The
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FIGURE 4.3: Output spectrum of mismatch-shaped converter(Verilog).4.3Transistor Level Simulation Results
A transistor level simulation long enough to allow performance measurements
would require far too much time. A rough estimate shows that to validate the pre-
vious simulation at the transistor level would take one and three-quarters years of
uninterrupted processing. To lend more credibility to the Verilog mixed-signal sim-
ulation, a comparison of the switch control outputs of the transistor level simulation
to the switch control outputs of the Verilog simulation is shown in Figure 4.4. Figure
4.4 shows the output of the transistor level simulation for four conversion cycles.
All switch transitions are identical to those produced by the Verilog simulations.
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FIGURE 4.4: Switch control outputs from transistor level simulation.30
5.CONCLUSIONS
The digital design of a mismatch-shaping successive-approximation ADC has
been described.Simulations indicate that for a modest oversampling ratio, mis-
match shaping is successful. A digital circuit layout is presented for the TSMC
0.35gm process. The all-digitalLloop used operates with the calculated mathe-
matical estimates of the capacitor mismatch error that are accurate to a first-order
approximation. Higher order errors that are not accounted for in the error estima-
tion algorithm are essentially negligible.
Possible future research could include the design and layout of the analog por-
tion of the circuit, the design and layout of the decimation filter, and the fabrication
of the completed system. In addition, better noise shaping could be investigated
using a higher order loop filter in theLImodulator.31
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APPENDIX34
MATLAB simulation code
XSystem Level simulation for differential mismatch shaping
clear all
close all





verilogoutfile = 0; %outfjle = 1 to generate verilog stimulus and feedback
















time( [0: inc :window-inc]);
freqtime/max(time+inc);
E0; E1=0; E20; E3=0;
z1;
if verilog_outfile 1
fid = fopen('matout2', iv');
end
if spectre...outfile == 1
fid2 = fopen('specout'. 'w');
end
















































































































%Calculate Error this bit cycle
Ex(k) = comp(j,k)*(t(j,k)-sum(t(j,1:k-1)))*(2-k);
Exz(j z)=sum(Ex) ;ExINCz(j z)Ex(k) ;z=z+1;
F(1-(comp(j,k)*comp(j,k-1)));
if k == N
F = 3;
end















































%Calculate Error this bit cycle
Ex(k) = comp(j,k)*(t(j,k)-sum(t(j,1:k-1)))*(2-k);
Exz(j ,z)sum(Ex); ExINCz(j ,z)Ex(k); zz+1;
end
k = k+1;












comp(j , i)sign (sign (Qintb-Qinta)+O.5);
loop(j ,i)4;
7.Figure out which cap to dump and where to dump it
if sum(Ex) >0



































%Calculate Error this bit cycle
Ex(i) = comp(j,i)*(t(j,i)-sum(t(j,1:i-1)))*(2-i);




if verilog_outfile == 1











%vout(j )=vout(j )-( (Vrefp-Vrefn)/2);
E1=E1+0.0625*suin(Ex); E=E+E1+sum(Ex);
%E1=E1+0.5*sum(Ex); E2=E2+0.5*(E1+suin(Ex)); EE+E2+suin(Ex); 7.third-order
%E1=E1+suin(Ex); E2E2+E1; E3E3+E2; E=E1+O.5*E2+0.25*E3; %third-order
%E1=E1+.00125*sum(Ex); E2=E2+E1+.0125*sujn(Ex); E3=E3+E2+sum(Ex); EE3; 7.third-order
Error(j) = E;
end
if verilog_outfile == 1
fclose(fid);
end
if spectre_outfile == 1
fclose(fid2);39
end
















if graphics == 1
figure (1)
subplot(211)














ylabel('Output Power (dB)', 'FontSize', 14, 'FontName', 'Times')





'define LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/nwb libext.v
'define UDP_LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/udp libext=.v
'uselib 'LIB 'UDPLIB
'timescale ins/lOps
module ADC(word, phio, phiObar, enphil, cladd, cisub, c2add, c2sub, comp, nibbleclock, reset);
output [14:0] word;
output phi0, phiObar, enphil, ciadd, cisub, c2add, c2sub;





wire [15:0] mc, EE;
wire bit..clock, EEsign, p2phio, p2, p4phiO, p4, C, p, DSMsign, algorithm, readDSM,40
cancel, outstrobe, clearEE;
CG cgl(enphil, cladd, cisub, c2add, c2sub, bit_clock, phiObar, select);
DSM dsm2(DSMsign, EE, phiO, p2phiO, p4phiO, reset);
EEin inl(tdiff, t, p2, phiObar);
EEss ssl(inc, tdiff, bit, p);
EEout outl(EEsign, EE, mc, p4, clearEE);
FSM7 fsml(phiO, phiObar, p2pbiO, p2, p4phiO, p4, outstrobe, bit, readDSM,algorithm, clearSAR,
clearEE, bit_clock, nibble_clock, cancel, reset);
PHI2 phi2l(select, t, p, EEsign, DSMsign, algorithm, readDSM, cancel, bit_clock, p2,reset);
SAR sarl(cancel, outword, p, comp, bit_clock, clearSAR);






//Two Phase Non-overlapping Clock Generator
module CG(enphul, cladd, cisub, c2add, c2sub, bit_clock, enable, select);
/1 I/O declarations
output enphil, cladd, cisub, c2add, c2sub;
input enable, bit_clock;
input [1:0] select;
1/Internal wires, storage nodes, and constants
wire clk, nclk, phil, phild, phi2, phi2d, cladd, cisub, c2add, c2sub,enphil, enphi2;
wire q, qb;
wire wdl, vd2, wd3, wd4, wd5, wd6, wd7, wd8, wd9, wdlO, wdli, wdl2,wdi3, wdl4, wi, w2, w3, w4;
//Functional specification
IIDelays
wand2_l invdl(VDD, VSS, wdl, phil, phil);
wand2_l invd2(VDD, VSS, wd2, wdl, wdi);
wand2_l invd3(VDD, VSS, wd3, wd2, wd2);
wand2_1 invd4(VDD, VSS, wd4, wd3, wd3);
wand2_1 invd5(VDD, VSS, wd5, wd4, wd4);
wand2_i invd6(VDD, VSS, wd6, wd5, wd5);
wand2_1 invdl(VDD, VSS, wd7, vd6, wd6);










VSS, vd9, wd8, wd8);
VSS, wdlO, wd9, wd9);
VSS, vdll, wdlO, wdlO);
VSS, vdl2, wdll, wdll);
VSS, wdl3, wdi2, wdl2);
VSS, wdi4, wdl3, wdi3);
VSS, phi2d, wdl4, wdl4);
II Cross Coupled Nors for non-overlapping clock generation
wnor2_2 nori(VDD, VSS, phi2, bit_clock, phild);
wnor2_2 nor2(VDD, VSS, phil, nclk, phi2d);
winv_2notl(VDD, VSS, nclk, bit_clock);
II1-4 Demux with enable
winv_2 invl(VDD, VSS, vi, select[l]);
winv_2 inv2(VDD, VSS, w3, vl);
winv_2 inv3(VDD, VSS, w2, select[O]);
winv_2 inv4(VDD, VSS, w4, v2);
wand3_2 anddO(VDD, VSS, ciadd, enphi2, w2, wl);
wand3_2 anddl(VDD, VSS, cisub, enphi2, v4, vi);41
wand3_2 andd2(VDD, VSS, c2add, enphi2, w3, w2);
wand3_2 andd3(VDD, VSS, c2sub, enphi2, w3, w4);
wand2_2 andl(VDD, VSS, enphi2, phi2, enable);
wand2_2 and2(VDD, VSS, enphil, phil, enable);
endinodule





module DSM(DSMsign, EE, ckl, ck2, ck4, rb);
IfI/O declarations
output DSMsign;
input rb, cki, ck2, ck4;
input [19:0) EE;
//Internal wires and storage nodes
wire [19:0] reglin, reglout, reg2in. reg2out, reg3out, div, inter;
assign DSMsignreg2out[19];
IIFunctional specification
gra2o add2(reglin, div, reglout, VSS);
gra2o add3(inter, reglout, reg3out, VSS);
gra2o add4(reg2in, reg2out, inter, VSS);
//sra20_4 sral(div, reg3out);
wbuf_2 bufl(VDD, VSS, rbb, rb);
reg2o regl(reglout,,reglin, ck2, rbb);











wire [4:0] reglout, reglin, theld, tsum;
reg5 regl(reglout,,reglin, ck, rb);
reg5 bufl(tsum,,reglout, ck, rb);




'define LIB dir=/nfs/guille/ana].og/c/cdsmgr/lib97A/cmosp35 .3.0/models/verilog/nwblibext.v42
'define UDP_LI3 dir=/nfs/guille/analog/c/cdsingr/lib97A/cmosp35.3.0/models/verilog/udp libext.v
'uselib 'LIB 'UDP_LIB
'timescale ins/lops
module EEss(inc, tdiff, bit, one, p);
output [15:0] mc;




wire flip, sign, nsign, xnorl;
wire [4:0] inverted, negated;
wire [3:0] mag;
1/2s Complement to Sign Magnitude Conversion
winy_i invi(VDD, VSS, inverted[O], tdiff[0]);
winy_i inv2(VDD, VSS, inverted[l], tdiff[1]);
winv_l inv3(VDD, VSS, inverted[2], tdiff[2]);
winy_i inv4(VDD, VSS, inverted[3], tdiff[3]);
winy_i inv5(VDD, VSS, inverted[4], tdiff[4]);
wbuf_2 bufl(VDD, VSS, sign, tdiff[4]);
cla5 addi(negated, ,inverted, one, VSS);
wmux2_2 muxl(VDD, VSS, mag[3], tdiff[3], negated[3], sign);
wmux2_2 mux2(VDD, VSS, mag[2], tdiff[2], negated[2], sign);
wmux2_2 mux3(VDD, VSS, mag[1], tdiff[1], negated[1], sign);
wmux2_2 mux4(VDD, VSS, mag[0], tdiff[0], negated[0], sign);
//Sign Logic
wxor2_2 xorl(VDO, VSS, flip, p, sign);
invmux ivml(inc, shft, flip);
1/2-k Logic
srl5 srl(shft, mag, bit);
endmodule
'define LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp3s.3.0/modals/verilog/nwb libext.v
'define UDP_LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/udp libext.v
'uselib 'LIB 'tJDP_LIB
'timescale ins/lOps






assign EEsign = EE[15];
grai6 addl(reglin, mc, EE);
regl6 regl(EE, ,regiin, ck, rb);
endmodule
'define LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35 .3.0/models/verilog/nwb libext.v
'define UDP_LIB dir/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/udp libext.v
'uselib 'LIB 'UDP_LIB43
'timescale ins/lOps
1/Finite State Machine Block
module FSM7(phio, phiObar, p2phio, p2phiob, p4phio, p4phiob, outstrobe, bit, readDSM,
algorithm, clearSAR, clearEE, bit_clock, nibble_clock, cancel, reset);
/1I/O declarations
output [3:0) bit;
output phi0, phiObar, p2phio, p2phiob, p4phi0, p4phi0b, outstrobe;
output bit_clock, readDSM, algorithm, clearSAR, clearEE;
inputnibble_clock, cancel, reset;
/1 Internal wires
wire dO, dl, d2, d3, qO, qi, q2, q3, xqo, xql, xq2, xq3, nOl, n02, n03, n04, nOB, n06, n07,
nil, n12, n13, n14, n21, n22, n23, n24, n25, n26, n31, n32, n33, n34, n35, n38, ncancel,
niast, last, toggleo, togglel, toggle2, toggle3, sample, samplel, pq0, pql, npqO, npqi,
pulse2, pulse4, nbitO, bci, bc2, bc3, bc4, p2nl, p2n2, p4ni, p4n2, lastbit, readDSM,
algorithm;
wire [3:0] current_state, next_state;
assign current_state {q3, q2, qi, qO};
assign next_state = {d3, d2, di, dO};
//Functional Description
IIState register and next state logic
wdrp_4stateO(VDD, VSS, qO, xqO, dO, bit_clock, reset);
wdrp_4statei(VDD, VSS, qi, xql, dl, bit_clock, reset);
wdrp_4state2(VDD, VSS, q2, xq2, d2, bit_clock, reset);
wdrp_4state3(VDD, VSS, q3, xq3, dS, bit_clock, reset);
wand4_l andl(VDD, VSS, n14, xq3, xq2, xql, qO);
wand4_1 and2(VDD, VSS, n05, xq3, xq2, xql, xqo);
wand3_1 and3(VDD, VSS, n21, xq3, xq2, qi);
wand3_1 and4(VDD, VSS, n23, xq3, q2, xqi);
wand3_1 and5(VDD, VSS, nil, xq3, xq2, xqi);
wand3_l and6(VDD, VSS, nOl, xq3, xq2, xql);
wand3_l and7(VDD, VSS, n03, xq3, xq2, xqo);
wand3_l and8(VDD, VSS, n22, xqO, ncancel, nlast);
wand3_l and9(VDD, VSS, n31, xq3, xq2, qi);
wand3_i andl0(VDD, VSS, n33, xq3, q2, xql);
wand2_l andll(VDD, VSS, n24, xqO, niast);
vand2_l andi2(VDD, VSS, n25, n21, n22);
wand2_l andi3(VDD, VSS, n26, n23, n24);
wand2_l andl4(VDD, VSS, n12, qO, ncancel);
wand2_l andl5(VDD, VSS, n13, nil, ni2);
wand2_l andi6(VDD, VSS, n02, xqo, ncancel);
wand2_i andl7(VDD, VSS, nO6, nOl, n02);
wand2_l andl8(VDD, VSS, n04, cancel, niast);
wand2_i andi9(VDD, VSS, n07, n03, n04);
wand2_l and20(VDD, VSS, n32, xqo, last);
wand2_l and2l(VDD, VSS, n34, xqo, last);
wand2_l and22(VDD, VSS, n35, n3i, n32);
wand2_i and23(VDD, VSS, n36, n33, n34);
wor3_l orl(VDD, VSS, dO, n06, n07, n05);
wor2_l or2(VDD, VSS, dl, n13, n14);
wor2_l or3(VDD, VSS, d2, n25, n26);
wor2_l or4(VDD, VSS, d3, n35, n36);
winv_4 invl(VDD, VSS, ncancel, cancel);
winv_4 inv2(VDD, VSS, niast, last);
IIGenerate last bit signal44
winy_i inv5(VDD, VSS, nbit0, bit[0]);
wand4_4 and24(VDD, VSS, last, bit[l], nbitO, bit[2], bit[3]);
wand4_1 and3i(VDD, VSS, lastbit, bit[O], bit[1], bit[2], bit[3]);
/1Bit Counter
wbuf_ldell(VDD, VSS, bckbi, bit_clock);
wbuf_4del2(VDD, VSS, bckb2, bckbi);
wbuf_4del3(VDD, VSS, bckb, bckb2);
wdrp_2countO(VDD, VSS, bit[0], toggleO, toggleo, bckb, reset);
wdrp_2countl(VDD, VSS, bit[l], togglel, togglel, toggleO, reset);
wdrp_2count2(VDD, VSS, bit[2], toggle2, toggle2, togglel, reset);
wdrp_2count3(VDD, VSS, bit[3], toggle3, toggle3, toggle2, reset);
// Output logic
wnor4_4 norl(VDD, VSS, phiO, qO, qi, q2, q3);
winv_4 inv3(VDD, VSS, phiObar, phio);
wor2_4 or5(VDD, VSS, algorithm, q2, q3);
wnor3_4 nor2(VDD, VSS, readDSM, qi, q2, q3);
// Bit Clock and Fast Pulse Generators
wbuf_idel4(VDD, VSS, delpi, npqO);
wbuf_4del5(VDD, VSS, delp2, delpi);
wbuf_4del6(VDD, VSS, delp3, delp2);
wdrp_4pulsei(VDD, VSS, pq0, npqO, delp3, nibble_clock, reset);
wdrp_4pulse3(VDD, VSS, pql, npql, npql, npqO, reset);
wand2_2 and25(VDD, VSS, pulse2, pq0, npql);
wand2_2 and26(VDD, VSS, pulse4, pqo, pql);
winv_4 inv4(VDD, VSS, bit_clock, pql);
//2-1 Decoders to Distribute Fast Pulses
wand2_4 and27(VDD, VSS, p2phio, p2nl, pulse2);
wand2_4 and28(VDD, VSS, p2phi0b, p2n2, pulse2);
winv_2 inv9(VDD, VSS, p2n2, phiO);
winy_i inv6(VDD, VSS, p2nl, p2n2);
winy_i invlO(VDD, VSS, clearSAR, p2phio);
wand2_4 and29(VDD, VSS, p4phiO, p4nl, pulse4);
wand2_4 and3O(VDD, VSS, p4phiOb, p4n2, pulse4);
winv_2 inv7(VDD, VSS, p4n2, phiO);
winy_i inv8(VDD, VSS, p4ni, p4n2);
winy_i invi5(VDD, VSS, clearEE, p4phiO);
wand3_1 and32(VDD, VSS, outstrobe, lastbit, p4n2, pulse4);
endmodule
'define LIB dir/nfs/guille/analog/cfcdsmgr/lib97A/cmosp35.3.O/models/verilog/nwb libext.v
'define UDP_LIB dir/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/udp libext.v
'uselib 'LIB 'UDP_LIB
'timescale ins/lops
II Phi2 Selection Logic
module PHI2(t, t_bar, p, EEsign, DSMsign, algorithm, readDSM, cancel, ck, p2,rb);
III/O declarations
output t, t_bar;
input p, EEsign, DSMsign, algorithm, cancel, ck, p2, rb, readDSM;
IIInternal wires and storage nodes
wire outi, out2, cancell, cancel2, mm, last_t, current_t;
wire miout, m2out, eni, en2, nl, n2, sel, dummy;
1/Functional specification45
II4-1 Mux forcurrent_t selection
winy_i invl(VDD,VSS, en2, eni);
winv_2 inv2(VDD,VSS, eni, readDSM);
wbuf_2 but 1(VDD,VSS, sel, algorithm);
wmux2_2 muxl(VDD,VSS, abut, cancel2, mm,sel);
wmux2_2 inux2(VDD,VSS, m2out, cancell, VSS,sel);
wand2_1 andl(VDD,VSS, ni, en2, m2out);
wand2_1 and2(VDD,VSS, n2, eni, miout);
wor2_2 out(VDD, VSS, current_t, ml, n2);
/1current_t calculation logic
wxor2_2xorl(VDD,VSS, outi, DSMsign, p);
winy_i notl(VDD,VSS, cancell, outi);
wxor2_2xor2(VDD,VSS, out2, EEsign, p);
winy_i not2(VDD,VSS, mm, out2);
wxor2_2xor3(VDD,VSS, cancel2, last_t, cancel);
IIlast_t, current_t register
wdrp_2 dffl(VDD,VSS, last_t, current_t,ck, rb);
wdrp_2 dff2(VDD,VSS, t, t_bar, current_t,p2, rb);
endmodule
IISuccessive Approximation Register
'define LIB dir/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/nwb libext.v
'define UDP_LIB dir/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/udp libext.v
'uselib 'LIB 'UDP..LIB
'timescale ins/lOps




input rb, ck, comp;
//Internal wires and storage nodes
wire xorout, ckb, rbb;
assign poutword[0];
IIFunctional specification
wxor2_2 xorl(VDD, VSS, xorout, outword[i], outword[0]);
winv_2 noti(VDD, VSS, cancel, xorout);
wbuf_4 bufi(VDD, VSS, ckb, ck);
wbuf_4 buf2(VDD, VSS, rbb, rb);
wdrp.2 sari(VDD, VSS, outword[0], ,comp, ckb, rbb);
wdrp_2 sar2(VDD, VSS, outword[1], ,outwordlO], ckb, rbb);
wdrp_2 sar3(VDD, VSS, outword[2], ,outword[1], ckb, rbb);
wdrp_2 sar4(VDD, VSS, outword[3], ,outword[2], ckb, rbb);
wdrp_2 sar5(VDD, VSS, outword[4], ,outword[3], ckb, rbb);
wdrp_2 sar6(VDD, VSS, outword[5], ,outword[4], ckb, rbb);
wdrp_2 sarl(VDD, VSS, outword[6], ,outword[5], ckb, rbb);
wdrp_2 sar8(VDD, VSS, outword[7], ,outword[6], ckb, rbb);
wdrp_2 sar9(VDD, VSS, outword[8], ,outword[7], ckb, rbb);
wdrp_2 sarl0(VDD, VSS, outword[9], ,outword[8], ckb, rbb);
wdrp..2 sarll(VDD, VSS, outword[i0], ,outword[9], ckb, rbb);
wdrp_2 sarl2(VDD, VSS, outword[11], ,outwordilO], ckb, rbb);
wdrp_2 sarl3(VDD, VSS, outword[12], ,outword[1l], ckb, rbb);
wdrp_2 sarl4(VDD, VSS, outword[13], ,outword[12], ckb, rbb);
wdrp_2 sarl5(VDD, VSS, outword[14], ,outword[13], ckb, rbb);endmodule
'define LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/nwb libext.v
'define UDP_LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/udp libext=.v
'uselib 'LIB 'UDP_LIB
'timescale ins/lOps
1/16-bit sign inversion logic





wire [15:0] invec, inverted, negated;
wire Pb;
// Zero pad invec
wbuf_1 buf2(VDD, VSS, invec[l5], VSS);
assign invec[14:0] = invecl4[14:0];
// Invert all bits and add 1
winv..1 invl5(VDD, VSS, inverted[15], invec[15]);
winy_i invl4(VDD, VSS, inverted[14], invec[14]);
winy_i invl3(VDD, VSS, inverted[13], invec[13]);
winy_i invl2(VDD, VSS, inverted[12], invec[12]);
winy_i invll(VDD, VSS, inverted[11], invec[1l]);
winy_i invl0(VDD, VSS, inverted[10], invec[10]);
winy_i inv9(VDD, VSS, inverted[9], invec[9]);
winy_i inv8(VDD, VSS, inverted[8], invec[8]);
winy_i inv7(VDD, VSS, inverted[7], invec[7]);
winy_i inv6(VDD, VSS, inverted[6], invec[6]);
winy_i inv5(VDD, VSS, inverted[5], invec[5]);
winy_i inv4(VDD, VSS, inverted[4], invec[4]);
winy_i inv3(VDD, VSS, inverted[3], invec[3]);
winy_i inv2(VDD, VSS, inverted[2], invec[2]);
winy_i invl(VDD, VSS, inverted[1), invec[i]);
winy_i inv0(VDD, VSS, inverted[0], invec[0]);
gral6 addl(negated, inverted, one);
wbuf_4 bufl(VDD, VSS, pb, flip);
wmux2_2 muxl5(VDD, VSS, outvec[15], negated[15], invec[15], pb);
wmux2_2 muxl4(VDD, VSS, outvec[14], negated[14], invec[14], pb);
wmux2_2 muxl3(VDD, VSS, outvec[i3], negated[13], invec[13], pb);
wmux2_2 muxl2(VDD. VSS, outvec[12], negated[12]. invec[12], pb);
wmux2_2 muxll(VDD, VSS, outvec[11], negated[i1], invec[1i], pb);
wmux2_2 muxl0(VDD, VSS, outvec[10], negated[i0], invec[10], pb);
wmux2_2 mux9(VDD, VSS, outvec[9], negated[9], invec[9], pb);
winux22 mux8(VDD, VSS, outvec[8], negated[8], invec[8], pb);
wmux2_2 mux7(VDD, VSS, outvec[7], negated[7], invec[7], pb);
wmux2_2 mux6(VDD, VSS, outvec[6], negated[6], invec[6], pb);
wmux2_2 mux5(VDD, VSS, outvec[5], negated[5], invec[5]. pb);
wmux2_2 mux4(VOD, VSS, outvec[4], negated[4], invec[4], pb);
wmux2_2 mux3(VDD, VSS, outvec[3], negated[3], invec[3], pb);
wmux2_2 rnux2(VDD, VSS, outvec[2], negated[2], invec[2], pb);
wmux2_2 muxi(VDD, VSS, outvec[1], negated[1], invec[i], pb);
wmux2_2 mux0(VOD, VSS, outvec[0], negated[0], invec[0], pb);
endmodule
//
// Verilog description for cell sri5,
// Mon 17 Sep 2001 09:34:21 PM PDT
II47
// LeonardoSpectrum Level 3, v20001a2.72
//




wire nxl6, nx36, nx42, nx5O, nx6O, nx72, nx76, nx84, nx9O, nx98, nxlO4,
nx197, nx199, nx2Oi, nx204, nx206, nx208, nx2ll, nx214, nx221, nx229,
nx231, nx238, nx243, nx248, nx252, nx254, nx267, nx269, nx271, nx273,
nx275, nx277, nx283, nx285;
nor03 ix7 (.Y (outvec[0]), .A0 (nx267),.A1 (nx199), .A2 (nx2Ol))
nandO3 ix198 (.Y (nx197), .A0 (bit[O]),.A1 (bitil]), .A2 (invec[0]))
inv04 ix200 (.Y (nx199),.A (bit[3]))
invO8 ix202 (.Y (nx2Ol),.A (bit[2]))
invO2 ix207 (.Y (nx206),.A (bitEl]))
mux2l ix209 (.Y (nx208), .A0 (invec[O]), .A1 (invec[1]), .S0 (bit[0]))
inv02 ix215 (.Y (nx214),.A (bit[0]))
nor03 ix5l (.Y (outvec[3]), .A0 (nx269), .A1 (nx199), .A2 (nx20i))
aoi2l ix222 (.Y (nx221), .A0 (bit[1]), .A1 (nx5O), .B0 (nx42))
nor02 ix43 (.Y (nx42), .A0 (bit[1]), .A1 (nx208))
and02 ix79 (.Y (outvec[4]), .A0 (bit[3]), .A1 (nx76))
ao2l ix77 (.Y (nx76), .A0 (bit[2]),.A1 (nx72), .B0 (nx6O))
mux2l ix73 (.Y (nx72), .A0 (nx229),.A1 (nx271), .S0 (bitCh))
mux2l ix230 (.Y (nx229), .A0 (invec[1]),.A1 (invec[2]),.S0 (bit[0]))
nand02 ix232 (.Y (nx231), .A0 (nx214), .Ah (invec[3]))
nor02 ix6l (.Y (nx6O), .A0 (bit[2]),.A1 (nx267))
and02 ix93 (.Y (outvec[5]), .A0 (bit[3]), .A1 (nx9O))
ao2l ix9l (.Y (nx9O), .A0 (nx2Ol), .A1 (nx283), .B0 (nx84))
nor02 ixl7 (.Y (nxl6), .A0 (nx206), .A1 (nx208))
nor03 ix85 (.Y (nx84), .A0 (nx273), .A1 (nx20i), .A2 (bit[1]))
inux2l ix239 (.Y (nx238), .A0 (invec[2]), .A1 (invec[3]), .S0 (bit[0]))
andO2 ixlO7 (.Y (outvec[6]), .A0 (bit[3]),.A1 (nxlO4))
ao2l ixlO5 (.Y (nxlO4), .A0 (nx2Ol),.A1 (nx285),.B0 (nx98))
oai2l ix37 (.Y (nx36), .A0 (nx206),.A1 (nx229), .BO (nx243))
nand03 jx244 (.Y (nx243), .A0 (bit[0]), .A1 (nx206), .A2 (invec[0]))
nor03 ix99 (.Y (nx98), .A0 (nx271),.A1 (nx2Ol), .A2 (bit[1]))
nor03 ixlh3 (.Y (outvec[7]), .A0 (nx269),.A1 (nx199), .A2 (bit[2]))
oai22 ix137 (.Y (outvec[8]), .AO (nx248),.A1 (nx275), .B0 (nx267), .B1(
nx277))
nandO2ix253(.Y (nx252), .AO (bit[3]),.A1(nx2Oi))
nand02ix255(.Y (nx254), .A0 (nx199),.A1(bit[2]))
oa132ix147(.Y(outvec[9]), .A0 (nx275),.A1 (bit[1]),.A2 (nx273), .B0 (
nx204),.B1 (nx277))
oai32ix157(.Y(outvec[10]),.A0 (nx275),.A1 (bit[h]),.A2 (nx271), .80 C
nx2ll),.Bh (nx277))
nor03ixll9(.Y(outvec[11]), .A0 (nx269),.A1 (bit[3]),.A2 (nx2Ol))
and02ix123(.Y(outvec[12]), .A0 (nx199),.A1 (nx76))
and02ix127(.Y(outvec[13]),.A0 (nx199),.A1 (nx9O))











and03ixl9 (.Y(outvec[h]), .A0 (nx283), .A1(bit(3]), .A2(bit[2]))andC3 ix39 (.Y (outvec[2]), .AC (nx285), .Al (bit[3]), .A2 (bit[2]))
invO2 ix282 (.Y (nx283),.A (nx2C4))
invC2 ix284 (.Y (nx285),.A (nx2ll))
endinodule










wbuf_2 bufl(VDC, VSS, Y, A);
endinodule







wire nl, n2, n3, n4, n5, n6, n7, nB;
winv_l invl(VDD, VSS, ni, BC);
vinv_l inv2(VDD, VSS, n2, Bl);
winy_i inv3(VDD, VSS, n3, AC);
winy_i inv4(VDD, VSS, n4, Al);
winy_i inv5(VDD, VSS, n6, A2);
vand2_l andl(VDD, VSS, n7, ni, n2);
wand2_l and2(VDD, VSS, nS, n3, n4);
wand2_i and3(VDD, VSS, n8, n5, n6);
wor2_l orl(VDD, VSS, Y, n7, n8);
endmodule






wire NOT_BC, NOT_Bi, nx4, NOT_AC, NOT_Al, nxiC;1!J
winy_i invl(VDD, VSS, NOT_BC, BC);
winy_i inv2(VDD, VSS, NOT_Bi, Bi);
wand2_l andl(VDD, VSS, nx4, NOT_BC, NOT_Bi)
winy_i inv3(VDD, VSS, NOT_AC, AC);
winy_i inv4(VDD, VSS, NOT_Al, Al);
wand2_l and2(VDD, VSS, uxtO, NOT_AC, NOT_Al)
wor2_l orl(VDD, VSS, Y, nx4, nxlC)
endmodule





wire NOT_AC, NOT_Al, nx4, NOT_BC;
winy_i invl(VDD, VSS, NOT_AC, AC);
winy_i inv2(VDD, VSS, NOT_Al, Al);
wand2_l andl(VDD, VSS, nx4, NOT_AC, NOT_Al)
winy_i inv3(VDD, VSS, NOT_BC, BC);
wor2_l orl(VDD, VSS, Y, nx4, NOT_BC)
endmodule




wnand2_l nandl(VDO, VSS, Y, AC, Al);
endmodule






wand2_i andl(VDD, VSS, nxC, AC, Al)
wor2_l ori(VDD, VSS, Y, nxC, BC)
endmodule




wand2_l andl(VDD, VSS, Y, AC, Al)50
endinodule




vnor2_l norl(VDD, VSS,Y, AC, Al);
endinodule






viny_i invi(VDD, VSS,NOT_Al, Al);
winy_i inv2(VDD, VSS,NOTBC, BC);
wand2_1 andl(VDD, VSS, nx4,NOT_Al, NOT_BC)
winv_l inv3(VDD, VSS,NOT_AO, AC);
wand2_l and2(VDD, VSS, nx8,NOT_AC, NOT_BC)
wor2_i orl(VDD, VSS, Y, nx4, nx8)
endinodule






wmux2_2 muxl(VOD, VSS, muxout,AC, Al, SO);
w±nv_2 invl(VDD, VSS, Y, muxout);
endmodule
module invO2 ( Y,A
output Y
inputA
winy_i invl(VDD, VSS, Y,A);
endmodule
module invO8 ( Y,A )
output Y
inputA51
winv_4 invi(VDD, VSS, Y, A);
endmodule
module inv04 ( 1, A
output Y
input A
winv_2 invi(VDD, VSS, Y, A);
endinodule





wnand3l nandl(VDD, VSS, Y, A0, Al, A2);
endmodule





wnor3_l nori(VDD, VSS, Y, AG, Al, A2);
endmodule
'define LIB dir/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35 .3.0/models/verilog/nwb libext=.v
'define UDP...LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/udp libext=.v
'uselib 'LIB 'UDP...LIB
'timescale ins/lops
II20-bit Group Ripple Adder based on 5-bit Carry Look Ahead Adders
module gra2o(sum, a, b);
output [19:0] sum;
input [19:0] a, b;
wire cO, ci, c2, c3;
cla5addl(sum[4:0J, ci, a[4:O], b[4:OJ, VSS);
cla5add2(sum[9:5], c2, a[9:5], b[9:5], ci);
cla5add3(sum[14:iO], c3, a[14:l0], b[i4:iO], c2);
cla5add4(sum[l9:i5],,a[i9:15], b[19:i5], c3);
endmodule
'define LIE dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.O/models/verilog/nwb libext.v
'define UDPLIB dir=/nfs/guille/axialog/c/cdsmgr/lib97A/cmosp35.30/models/verilog/udp libext.v
'uselib 'LIB 'UDPLIB52
'timescale ins/lOps
1/5-bit Carry Look Ahead Adder
module claS(sum, cout, a, b, cO);
output [4:0] sum;
output cout;
input [4:0] a, b;
input cO; II CO = cm
wire cO, p0, gO, p1, gi, p2. g2, p3, g3, p4, g4, hsO, hsl, hs2, hs3, hs4;
wire c51, c52, c53, c54, c55, c56, c57, c58, c59, c510, c41, c42, c43,
c44, c45, c46, c47, c31, c32, c33, c21, c22, cli;
//c5 = cout
wand4_i and5l(VDD, VSS, c57, p4. p3, p2, gi);
wand3i and52(VDD, VSS, c51, p4, p3, p2);
wand3l and53(VDD, VSS, c52, p1, p0, cO);
wand3i and54(VDD, VSS, c53, p4, p3, p2);
wand3l and55(VDD, VSS, c58, p4, p3, g2);
wand2.1 and56(VDD, VSS, c54, p1, gO);
wand2..i and5l(VDD, VSS, c55, c51, c52);
wand2i and58(VDD, VSS, c56, c53, c54);
wand2l and59(VDD, VSS, c59, p4, g3);
wor4l or5l(VDD, VSS, c510, c57, c58, c59, g4);
wor3i or52(VDD, VSS, cout, c55, c56, c5lO);
Ifc4
wand4l and4l(VDD, VSS, c43, p3, p2, p1, gO);
wand3_1 and42(VDD, VSS, c41, p3, p2, p1);
wand3l and43(VDD, VSS, c44, p3, p2, gi);
wand2l and44(VDD, VSS, c42, p0, cO);
wand2l and45(VDD, VSS, c46, c41, c42);
wand2...1 and46(VDD, YSS, c45, p3, g2);
wor4_1 or4l(VDD, VSS, c47, c43, c44, c45, g3);
wor2_1 or42(VDD, VSS, c4, c47, c46);
//c3
wand4l and3l(VDD, VSS, c3i, p2, p1, p0, cO);
wand3l and32(VDD, VSS, c32, p2, p1, gO);
wand2l and33(VDD, VSS, c33, p2, gi);
wor4i or3i(VDD, VSS, c3, c31, c32, c33, g2);
//c2
wand3l and2l(VDD, VSS, c21, p1, p0, cO);
wand2_i and22(VDD, VSS, c22, p1, gO);
wor3_1 or2l(VDD, VSS, c2, c21, c22, gi);
Ifci
wand2l andil(VDD, VSS, cii, p0, cO);
wor2l orli(VDD, VSS, ci, cii, gO);
IfPropagate
wor24 orp4(VDD, VSS, p4, a[4], b[4]);
wor24 orp3(VDD, VSS, p3, a[3], b[3]);
wor24 orp2(VDD, VSS, p2, a[2], b[2]);
wor24 orpl(VDD, VSS, p1, a[l], b[1]);
wor24 orpo(VDD, VSS, p0, a[O], b[0]);
IIGenerate
wand2.A andg4(VDD, VSS, g4, a[4], b(4]);
wand2_4 andg3(VDD, VSS, g3, a[3], b[3]);
wand2.4 andg2(VDD, VSS, g2, a[2], b[2]);
wand2.4 andgl(VDD, VSS, gi, aEl], b[1]);
wand2...4 andgo(VDD, VSS, gO, a[O], b[0]);
IIHalf-Adders53
wxor2_2 ha4l(VDD, VSS, hs4, a[4], b[4]);
wxor22 ha42(VDD, VSS, sum[4:1, c4, hs4);
wxor2_2 ha3l(VDD, VSS, hs3, a[3], b[3]);
wxor2_2 ha32(VDD, VSS, suiu[3], c3, hs3);
wxor22 ha2l(VDD, VSS. hs2. a[2], b[2]);
wxor2_2 ha22(VDD, VSS, sum[2], c2, hs2);
wxor2_2 hall(VDD, VSS, hsl, a[1], b[1]);
wxor2_2 hal2(VDD, VSS, sum[1], ci, hsl);
wxor2_2 haOl(VDD, VSS, hsO, a[O], b[O]);
wxor2_2 haO2(VDD, VSS, sum[0], cC, hsO);
endmodule
'define LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp3s.3.O/models/verilog/nwb libext.v
'define UOP_LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.O/models/verilog/udp libext.v
'uselib 'LIB 'UDPLIB
'timescale ins/lOps
//5-bit Carry Look Ahead Subtractor (a-b)
//This subtractor is NOT cascadable
module cls5(diff, bout, a, b);
output [4:0] diff;
output bout;
input [4:0] a, b;
wire bO;
wire [4:0] nb;
winv.1 invl(VDD, VSS, nb[O], b[O]);
winvl inv2(VDD, VSS, nb[l], b[1]);
winy_i inv3(VDD, VSS, nb[2], b[2]);
winy_i inv4(VDD, VSS, nb[3], b[3]);
winy_i inv5(VDO, VSS, nb[4], b[4]);
cla5addi(diff[4:0], bout, a[4:0], nb[4:0], i'bl);
endsiodule
II20 bit register with asyncronous reset
'define LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/nwb libext.v
'define UDP_LIB dir=/nfs/guille/analog/c/cdsmgr/lib97A/cmosp35.3.0/models/verilog/udp libext.v
'uselib 'LIE 'UDP.LIB
'timescale ins/lOps
module reg2o(outvec, outvecb, invec, ck, rb);
II I/O declarations
output [19:0] outvec, outvecb;
input [19:01 invec;
input ck, rb;
//Internal wires, storage nodes, and constants
wire ckb, rbb;
IIFunctional specification
wbuf...4 bufi(VDD, VSS, ckb, ck);
wbuf_4 buf2(VOD, VSS, rbb, rb);
wdrp_2 dffl(VDD, VSS, outvec[0], outvecb[0], invec[0], ckb, rbb);
wdrp2 dff2(VDD, VSS, outvec[1], outvecb[1], invec[1], ckb, rbb);
wdrp_2 dff3(VDD, VSS, outvec[2], outvecb[2], invec[2], ckb, rbb);
wdrp.2 dff4(VDD, VSS, outvec[3], outvecb[3], invec[3], ckb, rbb);54
wdrp_2 dff5(VDD, VSS. outvec[4]outvecb[4], invec[4]. ckb, rbb);
wdrp_2 dff6(VDD, VSS, outvec[5], outvecb[5], invec[5], ckb, rbb);
wdrp_2 dff7(VDO, VSS, outvec[6], outvecb[6], invec[6], ckb, rbb);
wdrp_2 dff8(VDD, VSS, outvec[7], outvecb[7], invec[7], ckb, rbb);
wdrp_2 dff9(VDD, VSS, outvec[8], outvecb[8], invec[8]. ckb, rbb);
vdrp_2 dffiO(VDD. VSS, outvec[9], outvecb[9]. invec[9], ckb, rbb);
wdrp_2 dffll(VDD, VSS, outvec[1O], outvecb[1O], invec[1O], ckb, rbb);
wdrp_2 dffl2(VDD, VSS, outvec[11], outvecb[11], invec[11], ckb, rbb);
wdrp_2 dffl3(VDD, VSS, outvec[12], outvecb[12], invec[12], ckb, rbb);
wdrp_2 dffl4(VDD, VSS, outvec[13], outvecb[13], invec[13], ckb, rbb);
wdrp_2 dffl5(VDD. VSS, outvec[14], outvecb[14], invec[14], ckb, rbb);
wdrp_2 dffl6(VDD, VSS, outvec[15], outvecb[15], invec[15], ckb, rbb);
vdrp_2 dffl7(VDD, VSS, outvec[16], outvecb[16], invec[16], ckb, rbb);
wdrp_2 dff18(VDDVSS, outvec[17], outvecb[17], invec[17]. ckb, rbb);
wdrp_2 dffl9(VDD, VSS, outvec[18], outvecb[18], invec[18], ckb, rbb);
wdrp_2 dff2O(VDD, VSS, outvec[19], outvecb[19], invec[19], ckb, rbb);
endmodule